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Abstract Translation validation was introduced in the 90’s
by Pnueli et al. as a technique to formally verify the correct-
ness of code generators. Rather than certifying the code gen-
erator or exhaustively qualifying it, translation validators at-
tempt to verify that program transformations preserve seman-
tics. In this work, we adopt this approach to formally verify
that the clock semantics and data dependence are preserved
during the compilation of the Signal compiler. Translation
validation is implemented for every compilation phase from
the initial phase until the latest phase where the executable
code is generated, by proving that the transformation in each
phase of the compiler preserves the semantics.
We represent the clock semantics, the data dependence of
a program and its transformed counterpart as first-order for-
mulas which are called Clock Models and Synchronous De-
pendence Graphs (SDGs), respectively. Then we introduce
clock refinement and dependence refinement relations which
express the preservation of clock semantics and dependence,
as a relation on clock models and SDGs, respectively. Our
validator does not require any instrumentation or modifica-
tion of the compiler, nor any rewriting of the source program.
Keywords Formal Verification, Translation Validation,
Certified Compiler, Multi-clocked Synchronous Programs,
Embedded Systems.
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1 Introduction
The synchronous languages such as Esterel [7], Lustre [23]
and Signal [16] have been introduced and successfully used
to design and implement embedded and critical real-time sys-
tems. They have associated compilers, which transform, op-
timize, and generate code in some general-purpose program-
ming language. Their compilation involves many analyzes,
and program transformations. Some transformations may in-
troduce additional information or constraints, to refine the
meaning, and/or specialize the behavior of the original pro-
gram, such as optimization or static scheduling. Thus, the
complexity of these compilers increases the risk that their
large-scale use may yield bugs. In a safety-critical frame-
work, it is naturally required that the compiler must be for-
mally verified as well to ensure that the source program se-
mantics is preserved.
To circumvent compiler bugs, one can entirely rewrite the
compiler with a theorem proving tool such as Coq [13], or
check that it is compliant to DO-178C documents [36]. How-
ever, these solutions yield a situation where any change of the
compiler (e.g. further optimization and update) means redo-
ing the proof. Another approach, which provides ideal sepa-
ration between the tool under verification and its checker, is
trying to verify that the output and the input have the same
semantics. In this aim, translation validation was introduced
in the 90’s by Pnueli et al. [33,34], as a technique to formally
verify correctness of code generators. Translation validators
can be used to ensure that program transformations do not
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introduce semantic discrepancies, or to help debugging the
compiler implementation. Some other works have adopted
the translation validation approach in verification of transfor-
mations, and optimizations. In [12, 28], the programs before
and after the transformations and optimizations of a C com-
piler are represented in a common intermediate form, then
the preservation of semantics is checked by using symbolic
execution and the Coq proof assistant.
A compiler generally involves several phases during its
compilation process. For instance, the Signal compiler, in
its first two phases: calculates the clock information, makes
Boolean abstraction, and makes static scheduling. The fi-
nal phase is the executable code generation. One can try
to prove globally that the input program and its final trans-
formed program have the same semantics. However, we be-
lieve that a better approach consists in separating the con-
cerns and proving for each phase the preservation of different
kinds of semantic properties. In this case of the Signal com-
piler, the preservation of the semantics can be decomposed
into the preservation of clock semantics, data dependence,
and value-equivalence of variables. As first contribution to
this work, this paper focuses on proving the preservation of
clock semantics in the first phases of the Signal compiler.
The preservation of clock semantics described in the present
contribution will be used to verify the value-equivalence be-
tween data-flows in the source program and its generated
code. Thanks to clock semantics preservation, the evalua-
tion of a normalizing value-graph [39], used for that purpose,
will be more efficient and faster. Moreover, the encoding of
clock information considered here will be reused in order to
represent the dependence graph of the synchronous programs
for studying the preservation of data dependencies which is
considered as the other contribution of this work.
The clock semantics of the source program and its trans-
formed counterpart are formally represented as clock mod-
els. A clock model is a first-order logic formula with unin-
terpreted functions. This formula deterministically charac-
terizes the presence/absence status of all discrete data-flows
(input, output and local variables of the program) manipu-
lated by the specification at a given instant. Given two clock
models, a correct transformation relation between them is de-
fined, which expresses the semantic preservation of clock in-
formation. In the implementation, we apply our translation
validation to the first two transformation steps of the com-
piler.
With the similar approach, the dependence in the source
program and its transformed counterpart is represented by
the formal structure, called Synchronous Dependence Graph
(SDG). A SDG for a given program is a labelled directed
graph in which each node is a signal or a clock and each edge
represents a dependence between nodes. Each edge is labeled
by a clock expression called clock constraint at which the de-
pendence between two extremity nodes is effective. Given
two SDGs, a correct transformation relation between them
is defined which expresses the semantic preservation of data
dependence. In implementation, a SMT-solver is used for
checking the existence of the correct transformation relations.
We apply this validation to the second transformation steps of
the compiler, static scheduling.
At a high level, our tool works as follows. For each trans-
formation, it takes the input program and its transformed
counterpart, and constructs the corresponding clock models,
SDGs. Then it delegates the existence checking of the cor-
rect transformation relation to a solver. If the result is that
the relation does not exist then a “compiler bug” message is
emitted. Otherwise, the compiler continues its work.
The remainder of this paper is organized as follows. Sec-
tion 2 introduces the Signal language. Section 3 presents the
abstraction that represents the clock constraints in terms of
first-order logic formulas. The definition and properties of
SDGs are detailed in Section 4. In Section 5, we consider
the definitions of correct transformation on clocks and SDGs
which formally prove the conformance between the original
specification and its compiled counterpart w.r.t the clock se-
mantic and the data dependence. It also addresses the ap-
plication of the verification process to the Signal compiler,
and its integration into the Polychrony toolset [32]. Section
6 presents some related works, concludes our work and out-
lines future directions.
2 The Signal Language
Signal [9, 21] is a polychronous data-flow language that al-
lows the specification of multi-clocked systems. Signal han-
dles unbounded series of typed values (x(t))t∈N, called sig-
nals, denoted as x. Each signal is implicitly indexed by a
logical clock indicating the set of instants at which the sig-
nal is present, noted Cx. At a given instant, a signal may be
present where it holds a value, or absent (denoted by #).
2.1 Language Features
Syntax. In Signal, a process (written P or Q) consists of
the synchronous composition (noted P|Q) of equations over
signals x, y, z, written x := y f z or x := f (y, z). The process
P/x restricts the lexical scope of the signal x to the process
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P. An equation x := y f z defines the output signal x by the
result of the application of operator f to its inputs y, z.
P,Q ::= x := y f z | P|Q | P/x
Semantic Domains. For a set of values (a type) D we define
its extended setD# =D∪{#}, where # < D is a special symbol
used to denote the absence of an occurrence in the signal. D#
is flat. We denote by D∞ = D∗ ∪ Dω the set of finite and
infinite sequences of “values” in D#.  denotes the empty
sequence. All signal functions f : D∞1 × ... × D∞n → D∞n+1 are
defined using the following conventions: x, y, z... are signals,
v1, ..., vn are values in Di (cannot be #), v#1, ..., v
#
n are values
in Di# , and x.y is the concatenation of two sequences x and
y. Signal functions are total, strict and continuous functions
over domains [3] (w.r.t prefix order) that satisfy the following
general rules:
• f (#.x1, ..., #.xn) = #. f (x1, ..., xn)
• f (x1, ..., xn) =  when for some i, xi = 
A function is synchronous iff it satisfies:
• f (v#1.x1, ..., v#n.xn) =  when v#i = # and v#j , # for some
i, j
Stepwise Extension (y := f (x1, ..., xn)). Given n > 0 and a
n-ary total function f : D1 × ... × Dn → Dn+1, the stepwise
extension of f denoted F is the synchronous function that
satisfies:
• F(v1.x1, ..., vn.xn) = f (v1, ..., vn).F(x1, ..., xn)
Previous Value (y := x$1 init a). The $: Di ×D∞i → D∞i is
the synchronous (state) function that satisfies
• $(v−1, v.x) = v−1.$(v, x)
Deterministic Merge (y := x default z). The default:
D∞i# × D∞i# → D∞i# signal function is recursively defined by
• for v ∈ Di, default(v.x, v#.z) = v.default(x, z).
• default(#.x, v#.z) = v#.default(x, z).
Boolean Sampling (y := x when b). The when: D∞i# ×B∞# →
D∞i# signal function is recursively defined by
• for b# ∈ B#, b# , true when(v#.x, b#.b) = #.when(x, b)
• when(v#.x, true.b) = v#.when(x, b)
A network of strict, continuous signal functions that satisfies
the Kahn conditions is a strict, continuous signal function or
Kahn Process Network [25].
Clock Relations. In addition, the language allows clock con-
straints to be defined explicitly by some derived operators that
can be replaced by primitive operators above. For instance, to
define the clock of a signal (represented as an event type sig-
nal), y := xˆ specifies that y is the clock of x; it is equivalent to
y := (x = x) in the core language. The synchronization x =ˆ y
means that x and y have the same clock, it can be replaced by
xˆ = yˆ. The clock extraction from a Boolean signal is denoted
by a unary when: when b, that is a shortcut for b when b.
The clock union x +ˆ y defines a clock as the union Cx ∪ Cy,
which can be rewritten as xˆ default yˆ. In the same way,
the clock intersection x ∗ˆ y and the clock difference x −ˆ y
define clocks Cx ∩Cy and Cx \Cy, which can be rewritten as
xˆ when yˆ and when (not( yˆ) default xˆ), respectively.
Example. The following Signal program emits a sequence
of values FB, FB − 1, ..., 2, 1, from each value of a positive
integer signal FB coming from its environment:
process DEC=
(? i n t ege r FB ;
! i n t ege r N)
( | FB =ˆ when (ZN<=1)
| N := FB defaul t (ZN−1)
| ZN := N$1 i n i t 1
| )
where i n t ege r ZN i n i t 1
end ;
Let us comment this program: ? integer FB; ! integer N:
FB,N are respectively input and output signals of type in-
teger; FB ˆ = when (ZN <= 1): FB is accepted (or it
is present) only when ZN becomes less than or equal to 1;
N := FB default (ZN − 1): N is set to FB when its pre-
vious value is less than or equal to 1, otherwise it is decre-
mented by 1; ZN := N$1 init 1: defines ZN as always
carrying the previous value of N (the initial value of ZN is
1); where integer ZN init 1: indicates that ZN is a lo-
cal signal whose initial value is 1. Note that the clock of the
output signal is more frequent than that of the input. This is
illustrated in the following possible trace:
t . . . . . . . . . .
FB 6 # # # # # 3 # # 2
ZN 1 6 5 4 3 2 1 3 2 1
N 6 5 4 3 2 1 3 2 1 2
CFB t0 t6 t9
CZN t0 t1 t2 t3 t4 t5 t6 t7 t8 t9
CN t0 t1 t2 t3 t4 t5 t6 t7 t8 t9
Program Structure. The language is modular. In particu-
lar, a process can be used as a basic pattern, by means of an
interface that describes its parameters and its input and out-
put signals. Moreover, a process can use other subprocesses,
or even external parameter processes that are only known by
their interfaces. For example, to emit three sequences of val-
ues (FBi)− 1, ..., 2, 1 for all three positive integer inputs FBi,
with i = 1, 2, 3, one can define the following process (in
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which, without additional synchronizations, the three subpro-
cesses have unrelated clocks):
process 3DEC=
(? i n t ege r FB1 , FB2 , FB3 ;
! i n t ege r N1, N2, N3)
( | N1 := DEC(FB1)
| N1 := DEC(FB2)
| N3 := DEC(FB3)
| )
end ;
2.2 Clock Constraints and Dependence
The above basic processes induce implicitly the clock con-
straints and dependence between the signals. Table 1 shows
these clock constraints for the primitive operators. In this ta-
ble, the sub-clock [c] (resp. [¬c]) is defined as {t ∈ Cc|c(t) =
true} (resp. {t ∈ Cc|c(t) = false}). Notice that a clock
can be viewed as a signal with type event (which has only
one value, true, when it is present), thus the condition Cc
means that the signal c is present.
Let x, y be two signals and c an event or Boolean signal,
if at any instant t such that t ∈ Cx ∩ Cy ∩ Cc and c(t) =
true, setting a value to y cannot precede the availability of
x, then we say that y depends on x at the condition c. We use
x
c−→ y to denote the fact that there is a dependence between
y and x at the condition c. Table 1 shows the dependence for
the core language. In particular, the following dependence
applies equally: i) Any signal is preceded by its clock. ii)
For a Boolean signal c, [c] and [¬c] depend on c. iii) Any
dependence x
c−→ y implies implicitly a dependence [c] Cc−→ y.
As an example, for the basic process corresponding to the
primitive operator Boolean sampling, the clock constraints
and dependence between signals are given by:
• The clock of y is the intersection of the clock of x and
the sub-clock [b].
• The signal y depends on the signal x whenever y is
present.
• The clock Cy depends on the Boolean signal b whenever
y is present.
2.3 Compilation of Signal Programs
The Signal compiler [8] consists of a sequence of code trans-
formations. Some transformations are optimizations that
rewrite the code to eliminate inefficient expressions. The
compilation process may be seen as a sequence of morphisms
rewriting Signal programs to Signal programs. The final steps
(C or Java code generation) are simple morphisms over the ul-
timately transformed program. For convenience, the transfor-
Dependence Clock Constraint
x Cx
Cx−→ x
c (Boolean signal) c
Cc−→ [c]
c
Cc−→ [¬c]
x
c−→ y [c] Cc−→ y
y := f (x1, ..., xn)
x1
Cy−→ y Cy = Cx1
... ...
xn
Cy−→ y Cy = Cxn
y := x$1 init a y
Cy−→ x Cy = Cx
y := x when b x
Cy−→ y
Cy = Cx ∩ [b]
b
Cy−→ Cy
y := x default z x
Cx−→ y
Cy = Cx ∪Cz
z
Cz\Cx−−−−→ y
Table 1 The Clock Constraints and Dependence
mations of the compiler are divided into three phases as de-
picted in Figure 1. The optimized final program *_SEQ_TRA
is translated directly to executable code. Signal programs
*.SIG *_BASIC_TRA.SIG *_BOOL_TRA.SIG *_SEQ_TRA.SIG C/C++, Java
Clock calculation, 
Boolean abstraction Scheduling Code generation
Fig. 1 The compilation of Signal compiler
which are produced in the first two phases (clock calculation,
Boolean abstraction and static scheduling) have the follow-
ing features:
• The transformed programs are also written in Signal lan-
guage.
• The clocks of all signals have been calculated and the
overall set of clocks is organized as a clock hierarchy
which is a set of clock trees [8]. When there is a single
clock tree, the process has a fastest rated clock and it is
said endochronous. When there are several clock trees,
the process may be endochronized with an explicit pa-
rameterization, adding a fastest clock, Tick.
• In the successive transformations of the compiler, clocks
are first represented as event signals related through
clock specific Signal operators (this is reflected in the
*_BASIC_TRA intermediate form); then clocks are
transformed into Boolean signals defined with Boolean
operators (this is reflected in the *_BOOL_TRA inter-
mediate form).
• The scheduling information is represented in the
Front. Comput. Sci.
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*_SEQ_TRA intermediate form.
• The arithmetic expressions are leaved intact.
As an example, the body of the intermediate form
DEC_BASIC_TRA obtained by compiling the above DEC
process is as follows:
( | CLK := CLK_N ^− CLK_FB | )
( | CLK_N := CLK_N ^+ CLK_FB
| CLK_N ^= N ^= ZN
| ( | N := (FB when CLK_FB)
defaul t ( ( ZN−1) when CLK)
| ZN := N$1 i n i t 1
| )
| ( | CLK_FB := when (ZN<=1)
| CLK_FB ^= FB
| CLK_12 := when ( not (ZN<=1))
| )
| )
3 Clock Models
In this section, we describe the timing semantics of a program
in terms of a first-order logic formula. Let us consider the
semantics of the sampling operator y := x when b. At any in-
stant, the signal y holds the value of x if the following condi-
tions are satisfied: x holds a value, and b is present and holds
the value true; otherwise, it holds no value. Thus, to repre-
sent the underlying control conditions, we need to model the
statuses present with value true or false and absent for
the signal b, and the statuses present and absent for the sig-
nal x. This section explores a method to construct the control
model of a program as an abstraction of the clock semantics,
called clock model, which is the computational model of our
translation validation approach.
3.1 Illustrative Example
In Signal, clocks play a much more important role than in
other synchronous languages, they are used to express the
underlying control (i.e., the synchronization between signals)
for any conditional definition. This differs from Lustre, where
all clocks are built by sampling the fastest clock. For in-
stance, we consider again the basic process corresponding to
the primitive operator Boolean sampling, where x and y are
numerical signals, and b is a Boolean signal: y := x when b.
To express the control, we need to represent the status of the
signals x, y and b at a given instant. In this example, we use
a Boolean variable xˆ to capture the status of x: (xˆ = true)
means x is present, and (xˆ = false) means x is absent. In
the same way, the Boolean variable yˆ captures the status of
y. For the Boolean signal b, two Boolean variables bˆ and
b¯ are used to represent its status: (bˆ = true ∧ b¯ = true)
means b is present and holds a value true; (bˆ = true ∧ b¯ =
false) means b is present and holds a value false; and
(bˆ = false) means b is absent.
Hence, at a given instant, the implicit control relations of
the basic process above can be encoded by the following for-
mula:
yˆ⇔ (xˆ ∧ bˆ ∧ b¯)
3.2 Abstraction
Let X = {x1, ..., xn} be the set of all signals in program P.
With each signal xi, we attach a Boolean variable x̂i to en-
code its clock and a variable xi of same type as xi to encode
its value. Formally, the abstract values which represent the
clock semantics of the program can be computed using the
following functions:
ˆ : X −→ B associates a signal with a Boolean value;
¯ : X −→ D associates a signal with a value of same
type as the signal.
The composition of Signal processes corresponds to logical
conjunctions. Thus clock model of P will be a conjunction
Φ(P) =
∧n
i=1 φ(eqi) whose atoms are x̂i, xi, where φ(eqi) is
the abstraction of statement eqi (statement using the Signal
primitive operators), and n is the number of statements in the
program. In the following, we present the abstraction corre-
sponding to each Signal operator.
3.2.1 Stepwise Extension
The functions which apply on signal values in the primitive
stepwise functions are usual logic operators (not, and, or),
numerical comparison functions (<, >,=, <=, >=, / =), and
numerical operators (+,−, ∗, /). In our experience working
with the Signal compiler, it performs very few arithmetical
optimizations and leaves most of the arithmetical expressions
intact. Every variable is determinable by the inputs, memo-
rizable values, otherwise program can not be compiled. This
suggests that most of the implications will hold indepen-
dently of the features of the numerical comparison functions
and numerical operators and we can replace the operations
by uninterpreted functions. By following the encoding pro-
cedure of [1], for every numerical comparison functions and
numerical operator (denoted by ) occurring in an equation,
we perform the following rewriting:
• Replace each x  y by a new variable vi of a type equal
to that of the value returned by . Two stepwise func-
tions x  y and x′  y′ are replaced by the same variable
vi iff x, y are identical to x
′ and y′, respectively.
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• For every pair of newly added variables vi and v j, i , j,
corresponding to the non-identical occurrences x  y
and x′  y′, add the implication (x = x′ ∧ y = y′) ⇒
vi = v
j
 into the abstraction Φ(P).
The abstraction φ(y := f (x1, ..., xn)) of stepwise functions is
defined by induction as follows:
• φ(true) = true and φ(false) = false.
• φ(y := x) = (yˆ ⇔ xˆ) ∧ (yˆ ⇒ (y¯ ⇔ x¯)) if x and y are
Boolean. φ(y := x) = (yˆ⇔ xˆ)∧(yˆ⇒ (y¯⇔ x¯))∧(xˆ⇒ x¯)
if x is an event signal.
• φ(y := x1 and x2) = (yˆ ⇔ x̂1 ⇔ x̂2) ∧ (yˆ ⇒ (y¯ ⇔
x1 ∧ x2)).
• φ(y := x1 or x2) = (yˆ⇔ x̂1 ⇔ x̂2)∧(yˆ⇒ (y¯⇔ x1∨x2)).
• φ(y := x1  x2) = (yˆ ⇔ v̂i ⇔ x̂1 ⇔ x̂2) ∧ (yˆ ⇒ (y¯ =
vi)).
3.2.2 Previous Value
Considering the previous value operator, y := x$1 init a,
its encoding φ(y := x$1 init a) contributes to Φ(P) with the
following conjunct:
• if x, y and a are Boolean:
(yˆ⇔ xˆ)
∧ (yˆ⇒ ((y¯⇔ m.x) ∧ (m.x′ ⇔ x¯)))
∧ (m.x0 ⇔ a)
• if x, y and a are non-Boolean:
(yˆ⇔ xˆ)
This encoding requires that at any instant, signals x and y
have the same status (present or absent). If the signals are
Boolean, it encodes the value of the output signal as well.
Here, we introduce a memorization variable m.x that stores
the last value of x. The next value of m.x is m.x′ and it is
initialized to a in m.x0.
3.2.3 Deterministic Merge
The encoding of the deterministic merge operator, y :=
x default z, contributes to Φ(P) with the following conjunct:
• if x, y and z are Boolean:
(yˆ⇔ (xˆ ∨ zˆ))
∧ yˆ⇒ ((xˆ ∧ (y¯⇔ x¯))
∨ (¬xˆ ∧ (y¯⇔ z¯))))
• if x, y and z are non-Boolean:
yˆ⇔ (xˆ ∨ zˆ)
3.2.4 Boolean Sampling
The encoding of the Boolean sampling operator, y :=
x when b, contributes to Φ(P) with the following conjunct:
• if x and y are Boolean:
(yˆ⇔ (xˆ ∧ bˆ ∧ b¯))
∧ (yˆ⇒ (y¯⇔ x¯))
• if x and y are non-Boolean:
yˆ⇔ (xˆ ∧ bˆ ∧ b¯)
3.2.5 Composition
Consider the composition of two processes P1 and P2. Its
abstraction φ(P1|P2) is defined as follows:
• φ(P1) ∧ φ(P2)
3.2.6 Clock Relations
Given the above rules, we can obtain the following abstrac-
tion for derived operators on clocks. Here, z is a signal of
type event:
• φ(z := xˆ) = (zˆ⇔ xˆ) ∧ (zˆ⇒ z¯)
• φ(x ˆ= y) = xˆ⇔ yˆ
• φ(z := x ˆ+ y) = (zˆ⇔ (xˆ ∨ yˆ)) ∧ (zˆ⇒ z¯)
• φ(z := x ˆ∗ y) = (zˆ⇔ (xˆ ∧ yˆ)) ∧ (zˆ⇒ z¯)
• φ(z := x ˆ− y) = (zˆ⇔ (xˆ ∧ ¬yˆ)) ∧ (zˆ⇒ z¯)
• φ(z := when b) = (zˆ⇔ (bˆ ∧ b¯)) ∧ (zˆ⇒ z¯)
3.2.7 Nested processes
Assume that a process P has a sub-process P1, the abstraction
Φ(P) is given by:
• φ(P) ∧ φ(P1)
• For every equation in process P that involves an invoca-
tion of a sub-process such as (y1, ..., yn) := P1(x1, ..., xm),
the following conjuncts are added, where ih, ok are the
inputs and outputs of P1:∧n
k=1(ŷk ⇔ ôk ∧ yk ⇔ ok) ∧
∧m
h=1(x̂h ⇔ îh ∧ xh ⇔ ih)
Applying the abstraction rules above, the clock semantics of
the Signal program DEC is represented by the following first-
order logic formula Φ(DEC), where ZN <= 1 is replaced by
v1<= and ZN − 1 is replaced by v1−.
(F̂B⇔ v̂1<= ∧ v1<=)
∧ (v̂1<= ⇔ ẐN)
∧ (ẐN ⇔ N̂)
∧ (N̂ ⇔ F̂B ∨ v̂1−)
∧ (v̂1− ⇔ ẐN)
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3.3 Concrete Clock Semantics
Let XB ⊆ X be the set of all Boolean or event signals. We
rely on the basic elements of trace semantics [20] to define
the clock semantics of a synchronous program.
Definition 1. (Clock events) Given a non-empty set X, the set
of clock events on X, denoted by EcX , is the set of all possible
interpretations I for X and I for XB. The interpretations I, I
are respectively mappings from Xn to Bn and from XmB to B
m,
where I(x) = true if x holds a value while I(x) = false if it
holds no value; and I(x) = true if x holds the value true,
I(x) = false, otherwise.
For example, consider a program whose variables are X =
{x, b} where b is Boolean variable, the set of clock events is
EcX = {(x 7→I false, b 7→I false, b 7→I false), (x 7→I
fa − lse, b 7→I true, b 7→I false), (x 7→I false, b 7→I
true, b 7→I true), (x 7→I true, b 7→I false, b 7→I
false), (x 7→I true, b 7→I true, b 7→I false), (x 7→I
true, b 7→I true, b 7→I true)}. Then at a given instant,
the signals clock information is one of these clock events. By
convention, the set of clock events of the empty set is defined
as the empty set Ec∅ = ∅.
Definition 2. (Clock traces) Given a non-empty set X, the set
of clock traces on X, denoted by T cX , is defined by the set
of functions Tc defined from the set N of natural numbers to
EcX , denoted by Tc : N −→ EcX .
The natural numbers represent the instants t = 0, 1, 2, ....
A trace Tc is a chain of clock events. We denote the inter-
preted value (true or false) of a variable xi at instant t by
Tc(t)(xi), and Tc(t)(xi) if xi ∈ XB. Considering the above ex-
ample, we have Tc : (0, (x 7→I false, b 7→I false, b 7→I
false)), (1, (x 7→I false, b 7→I true, b 7→I false)), ...
as one of the possible clock traces on X, and Tc(0)(x) =
Tc(0)(b) = Tc(0)(b) = false.
Definition 3. (Clock trace restriction) Given a non-empty
set X, a subset X1 ⊆ X, and a clock trace Tc being defined
on X, the restriction of Tc onto X1 is denoted by X1.Tc. It
is defined as X1.Tc : N −→ EcX1 such that ∀t ∈ N,∀x ∈
X1, X1.Tc(t)(x) = Tc(t)(x) and X1.Tc(t)(x) = Tc(t)(x) if x ∈
XB.
We write [[P]]c to denote the clock semantics of program
P which is defined as a set of possible clock traces.
Let Xˆ = {x̂1, ..., x̂n, x1, ..., xn} ∪ V̂ ∪ V be a finite set of
variables that are used to construct the abstraction, where
V is a set of newly added variables in uninterpreted func-
tions replacement. Considering an interpretation Iˆ over Xˆ, it
is called a clock configuration iff it is a model of the first-
order logic formula Φ(P). For example, (F̂B 7→ false, N̂ 7→
true, ẐN 7→ true) is a clock configuration of Φ(DEC), but
(F̂B 7→ false, N̂ 7→ true, ẐN 7→ false) is not one (we
omit to write the interpretation for other variables).
Given a clock configuration Iˆ, the set of clock events ac-
cording to Iˆ and the set of all clock events of Φ(P) are com-
puted as follows:
S sat(Iˆ) = {I ∈ EcX | ∀i, I(xi) = Iˆ(x̂i) (1)
and I¯(xi) = Iˆ(xi) if xi ∈ XB}
S sat(Φ(P)) =
⋃
Iˆ|=Φ(P)
S sat(Iˆ) (2)
With a set of clock events S sat(Φ(P)), the concrete clock
semantics of Φ(P) is defined by the following set of clock
traces:
Γ(Φ(P)) = {Tc ∈ T cX | ∀t,Tc(t) ∈ S sat(Φ(P))} (3)
3.4 Soundness of the Abstraction
Table 2 and 3 show the clock semantics of the primitive op-
erators with non-Boolean and Boolean signals, respectively.
For instance, the clock semantics of the basic process corre-
sponding to Boolean sampling is the following set of clock
traces:
Tc = {(0, (cx0 , cb0 , b0, cy0 )), ..., (i, (cxi , cbi , bi, cyi )), ...} s.t
∀i, (cxi , cbi , bi, cyi ) ∈ {(false, false, false, false),
(true, false, false, false), (false, true, false, false),
(false, true, true, false), (true, true, false, false),
(true, true, true, true)}
Definition 4. Given the abstraction Φ(P), a property ϕ de-
fined over the set of clocks Xˆ is satisfied by Φ(P) if for any
interpretation Iˆ, Iˆ |= Φ(P) whenever Iˆ |= ϕ, denoted by
Φ(P) |= ϕ.
To show the soundness of our abstraction, we consider a
similar reasoning as in [19]. Our abstraction above is sound
in terms of preservation of the clock semantics of the ab-
stracted program P: if the clock semantics of the abstrac-
tion satisfies a property defined over the clocks, then the ab-
stracted program also satisfies this property as stated by the
following proposition. For any property ϕ which is defined
over the set Xˆ, its concretization Γ(ϕ) is given by:
S sat(ϕ) =
⋃
Iˆ|=ϕ
S sat(Iˆ) (4)
Γ(ϕ) = {Tc ∈ T cX | ∀t,Tc(t) ∈ S sat(ϕ)} (5)
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Proposition 1. Let P, Φ(P) be a program and its abstraction,
respectively, and ϕ is a property defined over the clocks. If
Φ(P) |= ϕ then [[P]]c ⊆ Γ(ϕ).
Lemma 1. For all programs P, [[P]]c ⊆ Γ(Φ(P)).
Proof. (Proposition 1) The proof of Proposition 1 is done by
using Lemma 1. Given a clock trace Tc ∈ [[P]]c, applying
Lemma 1, Tc ∈ Γ(Φ(P)) means that ∀t,Tc(t) ∈ S sat(Φ(P)).
Since Φ(P) |= ϕ, then every interpretation Iˆ satisfying Φ(P)
also satisfies ϕ. Thus, any clock event I ∈ S sat(Φ(P)) is also
in S sat(ϕ), meaning that ∀t,Tc(t) ∈ S sat(ϕ). Therefore, we
have Tc ∈ Γ(ϕ). 
Proof. (Lemma 1) We prove it by induction on the structure
of program P, meaning that for every primitive operator of
the language we show that its clock semantics is a subset of
the corresponding concretization.
• Stepwise Extensions: P : y := f (x1, ..., xn). First,
consider y as numerical signal; following the encoding
scheme, we have Φ(P) = (yˆ ⇔ v̂if ⇔ x̂1 ⇔ ... ⇔ x̂n).
For any interpretation Iˆ such that Iˆ |= Φ(P), we have:
– either ∀i, yˆ = 0 and x̂i = 0;
– or ∀i, yˆ = 1 and x̂i = 1.
S sat(Φ(P)) is the set of all interpretations of the form
above. Let Tc ∈ [[P]]c be a clock trace and t ∈ N be any
instant, then either ∀i,Tc(t)(y) = Tc(xi) = 0 or Tc(t)(y) =
Tc(xi) = 1, thus Tc ∈ Γ(Φ(P)). When y is a boolean
signal, the proof is similar.
• Previous Value, Boolean Sampling, and Deterministic
Merging operators: we prove in the same manner.
• Composition: P = P1|P2. Let Tc ∈ [[P]]c be a clock
trace, since X1.Tc ∈ [[P1]]c, X2.Tc ∈ [[P2]]c, [[P1]] ⊆
Γ(Φ(P1)) and [[P2]]c ⊆ Γ(Φ(P2)), we have ∀t,Tc(t) ∈
S sat(Φ(P1)) and Tc(t) ∈ S sat(Φ(P2)). That means
∀t,Tc(t) ∈ S sat(Φ(P1) ∧ Φ(P2)), or Tc ∈ Γ(Φ(P)).

4 Synchronous Dependence Graphs
The SDG represents a synchronous program as a labelled di-
rected graph in which each node is a signal or a clock and
each edge from a node to another node represents the de-
pendence between nodes. Each edge is labeled by a clock
constraint.
Thus, a dependence between two signals is conditioned: it
means that the dependence is effective whenever the condi-
tion holds. For instance, y := x when b specifies that at any
Process P Clock Semantics [[P]]c
y := f (x1, ..., xn)
{Tc ∈ T c{y,x1,...,xn} | ∀t ∈ N,
(∀i,Tc(t)(xi) = Tc(t)(y))}
y := x$1 init a {Tc ∈ T c{x,y} | ∀t ∈ N,(Tc(t)(x) = Tc(t)(y))}
y := x when b
{Tc ∈ T c{x,y,b} | ∀t ∈ N,
(Tc(t)(x) = Tc(t)(b) = true
and Tc(t)(b) = true
and Tc(t)(y) = true) or
(Tc(t)(x) = Tc(t)(b) = true
and Tc(t)(b) = f alse
and Tc(t)(y) = f alse) or
(Tc(t)(x) = Tc(t)(y) = f alse) or
(Tc(t)(b) = Tc(t)(y) = f alse)}
y := x de f ault z
{Tc ∈ T c{x,y,z} | ∀t ∈ N,
(Tc(t)(x) = Tc(t)(y) = true) or
(Tc(t)(x) = f alse and
Tc(t)(z) = Tc(t)(y))}
P1 | P2
{Tc ∈ T cX1∪X2 |
X1.Tc ∈ [[P1]]c and X2.Tc ∈ [[P2]]c}
where [[P1]]c ⊆ T cX1 , [[P2]]c ⊆ T cX2
Table 2 Clock Semantics of the Basic Processes
instant at which x is present, b is present and b holds the value
true, then y cannot be set before x. We can use a Boolean
condition xˆ ∧ bˆ ∧ b¯ to encode the fact that x is present, b is
present and b holds the value true, where xˆ, bˆ, b¯ are Boolean
variables. Thus, the value of y depends on the current value
of x whenever the condition xˆ ∧ bˆ ∧ b¯ is satisfied.
In presenting the construction of a SDG below, first, we
show that a usual Data Dependence Graph (DDG) is not suf-
ficient to represent the dependences in a polychronous pro-
gram. Then clock constraints are represented as first-order
logic formulas as in Section 3.
4.1 Data Dependence Graphs
As in [4], a DDG is a directed graph which contains nodes
that represent locations of definitions and uses of variables
in basic blocks, and edges that represent data dependences
between nodes. Considering the pseudo-code of a program
called Sum, Figure 2 partially shows its DDG (the figure
shows only the data dependences that are related to variable
i). Data dependence edges are depicted by dotted lines which
are added to the Control Flow Graph (CFG), and labelled by
the name of the variable that creates the dependence. Node
numbers in the CFG correspond to statement numbers in the
program (we treat each statement as a basic block). Each
node that represents a transfer of control (e.g., node 4) has
Front. Comput. Sci.
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two edges with labels T (true) and F(false), all others are
unlabeled.
Program Sum
1. read ( n ) ;
2 . i = 1 ;
3 . sum = 0;
4 . wh i le ( i <= n )
5 . sum = sum + i ;
6 . i = i + 1 ;
endwhi le
7 . w r i t e (sum ) ;
end Sum
entry
1
2
3 4
7
exit
5
6
T
F
i
ii
Fig. 2 CFG for Sum, with data dependence edges for i (dotted lines)
4.2 Signal Program as Synchronous Dependence Graph
Such data dependence graphs would not really represent the
data dependences of a Signal program. Indeed, the depen-
dences between signals in the program are not static. Since
the presence of signals may vary along time (which is ex-
pressed by their clock), dependences also vary. To deal with
that, the dependences are conditioned, and the conditions are
represented by the clocks at which the dependences are effec-
tive.
To illustrate the definition of SDGs, we consider a process
which involves the basic process corresponding to the deter-
ministic merge operator:
( |
1 . | x := expression
2 . | z := expression
3 . | . . .
4 . | y := x defaul t z
| )
Here, the numbers are added only for documenting, and the
statement number 3 denotes a segment of program. The state-
ments 1, 2 and 4 represent the expressions defining the signal
x, z and y, respectively. Roughly speaking, the signal x is de-
fined at statement 1 and is fetched at statement 4. Considering
the basic process y := x de f ault z (and the clock constraints
between signals), the “valid” states are: x is present and y is
present; or x is absent, z is present, and y is present; or x, y
and z are absent. They can be represented by yˆ ⇔ (xˆ ∨ zˆ)
in our Boolean abstraction. According to the valid states of
the signals, the different data dependences between signals in
the basic process y := x de f ault z are depicted in Figure 3,
left, where the labels represent the conditions at which the
dependences are effective. For instance, when xˆ = true, y is
defined by x; otherwise it is defined by z when xˆ = false
and zˆ = true. We can see that the graph in this figure has the
following property: an edge cannot exist if one of its extrem-
ity nodes is not present (or the corresponding signal holds no
value). In our example, this property can be translated in the
Boolean abstraction of clock semantics as: xˆ ⇒ yˆ ∧ xˆ and
¬xˆ ∧ zˆ⇒ yˆ ∧ zˆ.
A SDG for a given program is a labelled directed graph
in which each node is a signal or clock variable and each
edge represents the dependence between nodes. Each edge is
labelled by a first-order logic formula over Boolean variables
which represents the clock at which the dependence between
the extremity nodes is effective. Formally, a SDG is defined
as follows:
Definition 5. (SDG) A SDG associated with a process P is a
tuple G = 〈N, E, I,O,C,mN ,mE〉 where:
• N is a finite set of nodes, each of which represents the
equation defining a signal or a clock;
• E ⊆ N × N is the set of dependences between nodes;
• I ⊆ N is the set of input nodes;
• O ⊆ N is the set of output nodes;
• C is the set of Boolean formulas over a set of clocks in
the Boolean abstraction;
• mN : N −→ C is a mapping labelling each node with a
clock; it defines the existence condition of a node;
• mE : E −→ C is a mapping labeling each edge with a
clock constraint; it defines the existence condition of an
edge.
In contrast with DDG, the clock labelling in SDG provides
a dynamic dependence feature. This clock labelling imposes
two properties which are implicit for a SDG:
• An edge exists if its two extremity nodes exist. This prop-
erty can be translated in our Boolean abstraction as:
∀(x, y) ∈ E,mE(x, y)⇐ (mN(x) ∧ mN(y))
• A cycle of dependences stands for a deadlock. It can be
expressed as:
A SDG G is deadlock-free iff
∀x1, ..., xn, x1 ∈ G,
mE(x1, x2) ∧ mE(x2, x3) ∧ ... ∧ mE(xn, x1) is false
We denote the fact that there exists a dependence between
two nodes (signals or clocks) x and y at a clock constraint
mE(x, y) = cˆ by x
cˆ−→ y. A dependence path from x to y is any
10
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Process P Clock Semantics [[P]]c
y := f (x1, ..., xn)
{Tc ∈ T c{y,x1,...,xn} | ∀t ∈ N,
(∀i,Tc(t)(xi) = Tc(t)(y)) = f alse or
(∀i,Tc(t)(xi) = Tc(t)(y) = true and
Tc(t)(y) = f (Tc(t)(x1), ...,Tc(t)(xn)))}
y := x$1 init a {Tc ∈ T c{x,y} | ∀t ∈ N,(Tc(t)(x) = Tc(t)(y)) or
(Tc(t)(x) = Tc(t)(y) = true and
Tc(t0)(y) = a and
∀t ≥ t0,Tc(t)(y) = Tc(t−)(x))
with t0 = in f {t′|Tc(t′)(x) = true},
t− = sup{t′|t′ < t ∧ Tc(t′)(x) = true}}
y := x when b
{Tc ∈ T c{x,y,b} | ∀t ∈ N,
(Tc(t)(x) = Tc(t)(b) = true
and Tc(t)(b) = true
and Tc(t)(y) = true and
Tc(t)(y) = Tc(t)(x)) or
(Tc(t)(x) = Tc(t)(b) = true
and Tc(t)(b) = f alse
and Tc(t)(y) = f alse) or
(Tc(t)(x) = Tc(t)(y) = f alse) or
(Tc(t)(b) = Tc(t)(y) = f alse)}
y := x de f ault z
{Tc ∈ T c{x,y,z} | ∀t ∈ N,
(Tc(t)(x) = Tc(t)(y) = true and
Tc(t)(y) = Tc(t)(x)) or
(Tc(t)(x) = f alse and Tc(t)(y) = Tc(t)(z)
and Tc(t)(y) = Tc(t)(z))}
P1 | P2
{Tc ∈ T cX1∪X2 |
X1.Tc ∈ [[P1]]c and X2.Tc ∈ [[P2]]c}
where [[P1]]c ⊆ T cX1 , [[P2]]c ⊆ T cX2
Table 3 Clock Semantics of the Basic Processes with Boolean Signals
set of nodes s = {x0, x1, ..., xk} such that (an edge is a special
case when k = 1):
x = x0
ĉ0−→ x1 ĉ1−→ ... ĉk−1−−→ xk = y
In Table 4, we construct the dependences between signals for
the core language, where the subclocks [c] and [¬c] are en-
coded as cˆ ∧ c¯ and cˆ ∧ ¬c¯, respectively, in our abstraction.
The edges are labelled by clocks which are represented by a
Boolean formula in our abstraction. All the dependences in
this table impose the implicit properties for a SDG, for in-
stance, the basic process of the primitive operator Boolean
sampling satisfies that yˆ ⇒ xˆ ∧ yˆ and yˆ ⇒ bˆ ∧ yˆ. We
also assume that all considered programs are written with the
primitive operators, meaning that derived operators are re-
placed by their definition with primitive ones, and there are
no nested operators (these nested operators can be broken by
using fresh signals). Following the above construction rules,
we can obtain the SDG in Figure 3, right, for the simple pro-
x
Cx
xˆ−→ x
mN(Cx) = xˆ,mN(x) = xˆ
c (Boolean signal)
c
cˆ−→ [c]
mN(c) = cˆ,mN([c]) = cˆ
c
cˆ−→ [¬c]
mN(c) = cˆ,mN([¬c]) = cˆ
x
c−→ y [c]
cˆ−→ y
mN([c]) = cˆ,mN(y) = yˆ
y := f (x1, ..., xn)
x1
yˆ−→ y
...
xn
yˆ−→ y
mN(xi) = x̂i,mN(y) = yˆ, i = 1, ..., n
y := x$1 init a y
yˆ−→ x
mN(y) = yˆ,mN(x) = xˆ
y := x when b
x
yˆ−→ y
mN(x) = xˆ,mN(y) = yˆ
b
yˆ−→ Cy
mN(b) = bˆ,mN(Cy) = yˆ
y := x default z
x
xˆ−→ y
mN(x) = xˆ,mN(y) = yˆ
z
zˆ∧¬xˆ−−−→ y
mN(z) = zˆ,mN(y) = yˆ
Table 4 The Dependences of the Core Language
gram DEC (we omit the part of graph that represents the de-
pendences between ZN2,ZN1 and ZN).
5 Translation Validation for Synchronous Pro-
gram Transformations
We adopt the translation validation approach [33, 34] to for-
mally verify that the clock semantic and the dependence be-
tween variables in the program are preserved for every trans-
formation of the compiler. To do that our verification frame-
work uses clock models to represent the clock semantic of
original program and its transformed counterpart. Then we
introduce a refinement relation which expresses the preserva-
tions of clock semantic, as relation on clock models. Thus, if
Φ(P1) and Φ(P2) are clock models, Φ(P2) vclk Φ(P1) means
that Φ(P2) is a refinement of Φ(P1). This relation could be
interpreted to mean that if a clock trace is in the set of clock
traces of Φ(P2), then it belongs to the set of clock traces
of Φ(P1) as well. For the preservation of dependence, we
use SDGs to represent the dependence in original program
and its transformed counterpart. A refinement relation which
expresses the preservation of dependences between signals
Front. Comput. Sci.
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zx
y
CFB
FB
N
ZN3
ZN
CN
CZN3
CZN
xˆ ¬xˆ ^ zˆ
yˆ , xˆ _ zˆ
dFB
dFB
bN
dZN
[ZN3 [ZN3
¬dFB ^[ZN3
Fig. 3 The SDG Example and SDG of DEC
is defined as a relation on synchronous dependence graphs.
Given S DG(P1) and S DG(P2), S DG(P2) vdep S DG(P1)
means that S DG(P2) is a refinement of S DG(P1). This re-
lation could be interpreted to mean that if there exists a de-
pendence path from signal x to signal y in S DG(P1) under
the clock constraint ĉ1, then there is a dependence path from
x to y in S DG(P2) under the clock constraint ĉ2 such that
whenever the dependence path in S DG(P1) is effective, the
dependence path in S DG(P2) is effective too, or ĉ1 ⇒ ĉ2.
And S DG(P2) introduces no deadlocks.
5.1 Translation Validation for Clock Transformations
5.1.1 Definition of Correct Transformation: Clock Refine-
ment
Let Φ(P1) and Φ(P2) be two clock models, to which we refer
respectively as a source program and its transformed coun-
terpart produced by the compiler. We assume that they have
the same set of input and output variables. We will discuss in
detail in the next section in case the compiler renames some
local variables. We say that P1 and P2 have the same clock se-
mantics if Φ(P1) and Φ(P2) have the same set of clock traces:
∀Tc.(Tc ∈ Γ(Φ(P1))⇔ Tc ∈ Γ(Φ(P2))) (6)
In general, the compilation makes the transformed program
more concrete. For instance, when the Signal compiler do the
Boolean abstraction which is used to generate the sequential
executable code, the signal with the fastest clock is always
present in the generated code. Additionally, compilers do
transformations, optimizations for removing or eliminating
some redundant behaviors of the source program (e.g. elimi-
nating subexpressions, trivial clock relations). Therefore, Re-
quirement (6) is too strong to be practical. To address this
issue, we relax the requirement as follows:
∀Tc.(Tc ∈ Γ(Φ(P2))⇒ Tc ∈ Γ(Φ(P1))) (7)
Requirement (7) expresses that if every clock trace of Φ(P2)
is also a clock trace of Φ(P1), or Γ(Φ(P2)) ⊆ Γ(Φ(P1)). We
say that Φ(P2) is a correct clock transformation of Φ(P1) or
Φ(P2) is a clock refinement of Φ(P1).
Proposition 2. The clock refinement is reflexive and transi-
tive, or:
• ∀Φ(P),Φ(P) vclk Φ(P).
• If Φ(P1) vclk Φ(P2) and Φ(P2) vclk Φ(P3), then
Φ(P1) vclk Φ(P3).
Proof. The reflexivity is obvious based on the clock refine-
ment definition. For every clock trace Tc ∈ Γ(Φ(P1)), then
Tc ∈ Γ(Φ(P2)). Since Φ(P2) vclk Φ(P3), we have Tc ∈
Γ(Φ(P3)), or Φ(P1) vclk Φ(P3). 
5.1.2 Proving Clock Refinement by SMT solver
We now discuss an approach to check the existence of refine-
ment between two clock models (Requirement (7)) which is
based on the following theorem.
Theorem 1. Given a source program P1 and its transformed
program P2, P2 is a correct clock transformation of P1 if it
satisfies that for every interpretation Iˆ, if Iˆ is a clock con-
figuration of Φ(P2) then it is a clock configuration of Φ(P1),
or:
(|= Φ(P2)⇒ Φ(P1))⇒ Φ(P2) vclk Φ(P1) (8)
Proof. To prove Theorem 1, we show that if ∀Iˆ.(Iˆ |=
Φ(P2) ⇒ Iˆ |= Φ(P1)) then Γ(Φ(P2)) ⊆ Γ(Φ(P1)). Given Tc ∈
Γ(Φ(P2)), it means that ∀t,Tc(t) ∈ S sat(Φ(P2)). Since ∀Iˆ.(Iˆ |=
Φ(P2)⇒ Iˆ |= Φ(P1)), thus S sat(Φ(P2)) ⊆ S sat(Φ(P1)), mean-
ing that Tc(t) ∈ S sat(Φ(P1)) for every t. Therefore, we have
Tc ∈ Γ(Φ(P1)). 
To solve the validity of the formula (Φ(P2) ⇒ Φ(P1)) in
(8), a SMT solver is needed since this formula involves non-
Boolean variables and uninterpreted functions. A SMT solver
decides the satisfiability of arbitrary logic formulas of linear
real and integer arithmetic, scalar types, other user-defined
data structures, and uninterpreted functions. If the formula
belongs to the decidable theory, the solver gives two types
of answers: sat when the formula has a model (there ex-
ists an interpretation that satisfies it); or unsat otherwise. In
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our case, we will ask the solver to check whether the for-
mula ¬(Φ(P2) ⇒ Φ(P1)) is unsatisfiable. Since ¬(Φ(P2) ⇒
Φ(P1)) is unsatisfiable iff |= Φ(P2)⇒ Φ(P1)).
In our translation validation, the clock models which are
constructed from Boolean, numerical variables and uninter-
preted functions belong to a part of first-order logic which
have a small model property according to [?]. The numerical
variables are involved only in some implication with uninter-
preted functions such as (x = x′ ∧ y = y′) ⇒ vi = v j. In
addition, the formula is quantifier-free. This means the check
of satisfiability can be established by examining a certain fi-
nite cardinality of models, and it can be solved efficiently and
significantly improves the scalability of the solver.
5.1.3 Illustrate on Example
Consider the program DEC and its transformed program
of the clock calculation phase of the Signal compiler,
DEC_BASIC_TRA. For the validation process, the clock se-
mantics of the transformed program is also represented as the
clock model, Φ(DEC_BASIC_TRA) as follows:
(ĈLK ⇔ ̂CLK_N ∧ ¬ ̂CLK_FB) ∧ (ĈLK ⇒ CLK)
∧ ( ̂CLK_N ⇔ ̂CLK_N ∨ ̂CLK_FB)
∧( ̂CLK_N ⇒ CLK_N)
∧ ̂CLK_N ⇔ N̂ ⇔ ẐN
∧ (N̂ ⇔ F̂B ∧ ̂CLK_FB ∨ v̂1− ∧ ĈLK)
∧(v̂1− ⇔ ẐN)
∧ (ẐN ⇔ N̂)
∧ ( ̂CLK_FB⇔ v̂1<= ∧ v1<=) ∧ (v̂1<= ⇒ ẐN)
∧ ̂CLK_FB⇔ F̂B
∧ ̂CLK_12⇔ v̂1<= ∧ ¬v1<=
Then to check the transformation from DEC to
DEC_BASIC_TRA is correct w.r.t the clock seman-
tics, the validator will solve the validity of the formula
Φ(DEC_BASIC_TRA)⇒ Φ(DEC).
5.2 Translation Validation for SDGs
5.2.1 Definition of Correct Transformation: Dependence
Refinement
Considering two SDGs S DG(P1) and S DG(P2), to which we
refer respectively as a source program and its transformed
counterpart produced by a compiler. A dependence path from
x to y in S DG(P2) is reinforcement of the dependence path
from x to y in S DG(P1) if at any instant the dependence path
in S DG(P1) is effective implying that the dependence path in
S DG(P2) is effective.
Definition 6. (Reinforcement) Let dp1 = x
ĉ0−→ x1 ĉ1−→ ... ĉn−1−−→
y and dp2 = x
ĉ′0−→ x′1
ĉ′1−→ ... ĉ
′
m−1−−−→ y be two dependence paths
in S DG(P1) and S DG(P2), respectively. It is said that dp2 is
a reinforcement of dp1 iff (
∧n−1
i=0 ĉi ⇒
∧m−1
j=0 ĉ
′
j).
We write dp2 dep dp1 to denote the fact that dp2 is a
reinforcement of dp1. The condition (
∧n−1
i=0 ĉi ⇒
∧m−1
j=0 ĉ
′
j) is
used to indicate that if the dependence path in S DG(P1) is
effective then the dependence path in S DG(P2) is effective.
In the special case when m = n = 1, x
ĉ′0−→ y is a reinforcement
of x
ĉ0−→ y iff (c0 ⇒ c′0).
Definition 7. (Deadlock consistency) A dependence path
dp2 = x
ĉ′0−→ x′1
ĉ′1−→ ... ĉ
′
m−1−−−→ y in S DG(P2) is a deadlock-
consistent for dp1 = x
ĉ0−→ x1 ĉ1−→ ... ĉn−1−−→ y in S DG(P1) iff
for every dependence path y
l̂0−→ z1 l̂1−→ ...
l̂p−1−−→ x in S DG(P1)
such that (
∧n−1
i=0 ĉi ∧
∧p−1
j=0 l̂ j) ⇔ false, then for every de-
pendence path y
l̂′0−→ z′1
l̂′1−→ ...
l̂′q−1−−→ x in S DG(P2), it satisfies
(
∧m−1
u=0 ĉ′u ∧
∧q−1
v=0 l̂
′
u)⇔ false, denoted by dp2 dep dp1.
When m = n = p = q = 1, x
ĉ′0−→ y is deadlock-consistent
for x
ĉ0−→ y iff ((c0 ∧ l0) ⇔ false) ⇒ ((c′0 ∧ l′0) ⇔ false).
Deadlock consistency expresses the fact that if there are de-
pendence paths from a signal x to a signal y and vise-versa
such that there is no cyclic dependence between x and y in
the source program, then the transformed program cannot in-
troduce any cyclic dependence between x and y.
Recall that S DG(P1) and S DG(P2) are two SDGs, we as-
sume that they have the same set of nodes. We say that the
transformed counterpart P2 of the source program P1 pre-
serves the dependences between signals if the following con-
ditions are satisfied:
1. For any dependence path between signals from signal
x to signal y in S DG(P1) at a clock constraint ĉ1, then
there exists a dependence path from x to y at a clock
constraint ĉ2 in S DG(P2) such that whenever the depen-
dence in S DG(P1) is effective, then the dependence in
S DG(P2) is also effective.
2. If there is no deadlocks in S DG(P1), then S DG(P2) in-
troduces no deadlocks
We say that S DG(P2) is a correct transformation of S DG(P1)
or S DG(P2) is a dependence refinement of S DG(P1). We
write S DG(P2) vdep S DG(P1) to denote the fact that there
exists a dependence refinement relation between S DG(P2)
and S DG(P1). The formal definition of dependence refine-
ment is:
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Definition 8. (Dependence refinement) Let S DG(P1) and
S DG(P2) be two synchronous dependence graphs, S DG(P2)
is a dependence refinement of S DG(P1) if:
- ∀dp1 = x ĉ0−→ x1 ĉ1−→ ... ĉn−1−−→ y in S DG(P1),
∃dp2 = x
ĉ′0−→ x′1
ĉ′1−→ ... ĉ
′
m−1−−−→ y in S DG(P2)
s.t dp2 dep dp1
- ∀dp1 = x ĉ0−→ x1 ĉ1−→ ... ĉn−1−−→ y in S DG(P1) and
∀dp2 = x
ĉ′0−→ x′1
ĉ′1−→ ... ĉ
′
m−1−−−→ y in S DG(P2),
dp2 dep dp1
Proposition 3. The reinforcement, deadlock consistency, and
dependence refinement are reflexive and transitive.
Proof. Reinforcement
• Reflexivity: For any dependence path dp, based on the
definition, we always have dp dep dp.
• Transitivity: Assume that dp1 dep dp2 and dp2 dep
dp3, we have (
∧n−1
i=0 ĉi ⇒
∧m−1
j=0 ĉ
′
j) ∧ (
∧m−1
j=0 ĉ
′
j ⇒∧p−1
k=0 ĉ”k), thus (
∧n−1
i=0 ĉi ⇒
∧p−1
k=0 ĉ”k), or dp1 dep dp3.
Deadlock consistency
• Reflexivity: Based on the definition, we always have
dp dep dp.
• Transitivity: Assume that dp1 dep dp2 and dp2 dep
dp3, we have (((
∧n−1
i=0 ĉi ∧
∧p−1
j=0 l̂ j) ⇔ false) ⇒
((
∧m−1
u=0 ĉ′u∧
∧q−1
v=0 l̂
′
u)⇔ false)∧((
∧m−1
u=0 ĉ′u∧
∧q−1
v=0 l̂
′
u)⇔
false) ⇒ ((∧r−1t=0 ĉ”t ∧ ∧s−1z=0 l̂”z) ⇔ false)), thus
((
∧n−1
i=0 ĉi ∧
∧p−1
j=0 l̂ j) ⇔ false) ⇒ ((
∧r−1
t=0 ĉ”t ∧∧s−1
z=0 l̂”z)⇔ false)), or dp1 dep dp3.
Dependence refinement
• Reflexivity: For every dependence path dp in S DG(P),
we have dp dep dp and dp dep dp, thus S DG(P) vdep
S DG(P).
• Transitivity: Assume that S DG(P1) vdep S DG(P2) and
S DG(P2) vdep S DG(P3), we will show that S DG(P1)
vdep S DG(P3).
i) For every dependence path dp3 in S DG(P3), there
exists a dependence path dp2 in S DG(P2) such that
dp2 dep dp3. Since S DG(P1) vdep S DG(P2), there
exists a dependence path dp1 in S DG(P1) such that
dp1 dep dp2. Following the transitivity of the rein-
forcement, we have dp1 dep dp3.
ii) For every dependence path dp1 and dp2 from node x
to node y in S DG(P1) and S DG(P2), respectively, it sat-
isfies dp1 dep dp2 since S DG(P1) vdep S DG(P2). Be-
cause S DG(P2) vdep S DG(P3), for every dependence
path dp3 from x to y in S DG(P3), we have dp2 dep dp3.
Apply the transitivity property of the deadlock consis-
tency, we have dp1 dep dp3.

5.2.2 Proving Dependence Refinement by SMT solver
Given two SDGs, we introduce an approach to check the ex-
istence of dependence refinement between them that is imple-
mented with a SMT-solver. A SMT-solver decides the satisfi-
ability of arbitrary logic formulas of linear real and integer
arithmetic, scalar types, other user-defined data structures,
and uninterpreted functions. If the formula belongs to the
decidable theory, the solver gives two types of answers: sat
when the formula has a model (there exists an interpretation
that satisfies it); or unsat otherwise. In our case, the for-
mulas which label the edges of the graphs are over Boolean
variables, thus the solving is decidable and very efficient [10].
Following Definition 8, we will traverse the entire graphs
S DG(P1) and S DG(P2) to verify that:
• for every path in S DG(P1), there exists a reinforcement
path in S DG(P2),
• and for any path from x to y in S DG(P1) and S DG(P2),
they are deadlock-consistent.
It means that the basic element which is verified is that
given two dependence paths, how we check the reinforce-
ment and deadlock-consistent properties. Consider two de-
pendence paths dp1 = x
ĉ0−→ x1 ĉ1−→ ... ĉn−1−−→ y and dp2 =
x
ĉ′0−→ x′1
ĉ′1−→ ... ĉ
′
m−1−−−→ y, dp2 is a reinforcement of dp1
iff (
∧n−1
i=0 ĉi ⇒
∧m−1
j=0 ĉ
′
j). The checking of this condition
can be implemented by asking a SMT-solver to check |=
(
∧n−1
i=0 ĉi ⇒
∧m−1
j=0 ĉ
′
j). In the same way, a SMT-solver can be
used to check the deadlock consistency between two depen-
dence paths, that means we will ask the SMT-solver to check
the validity of the formula ((
∧n−1
i=0 ĉi ∧
∧p−1
j=0 l̂ j)⇔ false)⇒
((
∧m−1
u=0 ĉ′u ∧
∧p−1
v=0 l̂
′
u)⇔ false).
We present here the concept of abstraction over SDGs
which enable the checking process more efficient. According
to the nature of SDGs, the abstraction is computed through
the following rules of parallel and series [29] upon the input
and output nodes:
x
ĉ0−→ y ĉ1−→ z ⇒ x ĉ0∧ĉ1−−−−→ z
x
ĉ0−→ y and x ĉ1−→ y⇒ x ĉ0∨ĉ1−−−−→ y
Let S DG(P1) and S DG(P2) be graphs which are applied the
rules of parallel and series, then S DG(P2) is a dependence
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refinement of S DG(P1) if the following conditions are satis-
fied:
- ∀e1 = (x, y) in S DG(P1),∃e2 = (x, y) in S DG(P2)
s.t e2 dep e1
- ∀e1 = (x, y) in S DG(P1), e2 = (x, y) in S DG(P2)
e2 dep e1
5.3 Toward Certified Compiler
Given a program P, with an unverified compiler, we consider
the following process:
1. The compiler takes program P and transforms it.
2. If there is any error (i.e. syntax errors), it outputs an
Error.
3. Otherwise, it outputs the intermediate representation
IR(P) (i.e. the intermediate representation is written in
the same language syntaxes as the source program P).
These steps can be represented in the following pseudo-code,
where Cp(P) is the compilation step from the source program
P to either compiled code IR(P) or compilation errors.
1. i f (Cp(P) i s Er ro r )
2 . then output Er ro r ;
3 . e lse output IR (P ) ;
Now, it is followed by our refinement verification which
checks that the transformed program IR(P) refines P w.r.t the
clock semantic and the dependence. This will provide formal
guarantee as strong as that provided by a formally certified
compiler. Indeed, consider the following process:
1. i f (Cp(P) i s Er ro r )
2 . then output Er ro r ;
3 . e lse
4 . i f ( (Φ ( IR (P ) ) vclk Φ (P ) ) &&
(SDG( IR (P ) ) vdep SDG(P ) ) )
5 . then output IR (P ) ;
6 . e lse output Er ro r ;
We describe the main components of the implementation
which is integrated in the existing Polychrony toolset [32] to
prove the preservation of clock semantics and dependence of
the Signal compiler. We are interested in the two first stages:
clock calculation, boolean abstraction and static scheduling.
The intermediate forms in the transformations of the compiler
may be expressed in the Signal language itself.
At a high level, our tool which is depicted in Figure 4
works as follows. First, it takes the input program P.SIG
and its transformed program P_TRA.SIG, computes the
corresponding clock models. The clock models of input
and transformed programs are combined as the formula
(Φ(P_TRA.S IG) ⇒ Φ(P.S IG)). It uses a solver to check
*.SIG *_BASIC_TRA.SIG *_BOOL_TRA.SIG *_SEQ_TRA.SIG C/C++, Java
Clock calculation, 
Boolean abstraction Scheduling Code generation
Clock 
model
Clock 
model
Clock 
Refine
ment
Clock 
Refine
ment
Clock 
model
Signal Compiler
Validator
SDG
SDG
SDG
Refinement
Fig. 4 An overview of our integration within Polychrony toolset
|= (Φ(P_TRA.SIG) ⇒ Φ(P.SIG)) (or equivalently M 6|=
¬(Φ(P_TRA.SIG) ⇒ Φ(P.SIG))). The result of this check-
ing can be exploited for the preservation of clock semantic of
the transformations. If the result says that the checked for-
mula is not valid (or the negation formula is satisfiable) then
it emits compilation error. Otherwise, the compiler contin-
ues its work. The same procedure is applied for the other
steps of the compiler. Finally, our verification process asserts
that Φ(P_BOOL_TRA.SIG) vclk Φ(P_TRA.SIG) vclk Φ(P.SIG)
along the transformations of the compiler.
In the similar way, for the scheduling stage of the compi-
lation, our tool takes the program P_BOOL_TRA.SIG and
its transformed program P_SEQ_TRA.SIG, constructs the
corresponding SDGs. Then it checks that SDG(P_SEQ_
TRA.SIG) is a dependence refinement of
SDG(P_BOOL_TRA.
SIG). If the answer is “No”, then it emits compilation error.
Otherwise, the compiler continues its work.
Here, we delegate the checking of the refinements to a
SMT solver. Our implementation uses the SMT-LIB common
format [11] to encode the clock models as input of the SMT-
solver. For our implementation, we consider the Yices [14]
solver, which is one of the best solvers at the SMT-COMP
competition [37].
5.4 Constant Clock and Renaming
In Signal, the occurrence of constants is allowed to desig-
nate a constant signal (e.g. a signal with a constant value).
However, each occurrence of a constant has a particular clock
since the corresponding signal is hidden, this clock is deter-
mined by the context where the constant is used, called con-
text clocks. This makes our abstraction for Signal operator
above invalid in case a constant signal is used. In conse-
quence of that, we provide the abstraction for each Signal op-
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erator when this operator uses a constant signal, where cst
denotes a constant.
5.4.1 Stepwise Extensions
• φ(y := cst) = yˆ⇒ (y¯⇔ cst) if y is Boolean.
• φ(y := cst) = ∅ if y is non-Boolean.
• φ(y := x and cst) = (yˆ⇔ xˆ) ∧ (yˆ⇒ (y¯⇔ x ∧ cst)).
• φ(y := x or cst) = (yˆ⇔ xˆ) ∧ (yˆ⇒ (y¯⇔ x ∨ cst)).
• φ(y := x  cst) = (yˆ⇔ v̂i ⇔ xˆ) ∧ (yˆ⇒ (y¯ = vi)).
5.4.2 Deterministic Merge
• x and y are Boolean.
φ(y := x default cst) = (yˆ ⇔ (xˆ ∨ yˆ)) ∧ yˆ ⇒ ((xˆ ∧ (y¯ ⇔
x¯)) ∨ (¬xˆ ∧ (y¯⇔ cst))))
φ(y := cst default x) = (yˆ ⇔ (xˆ ∨ yˆ)) ∧ yˆ ⇒ ((yˆ ∧ (y¯ ⇔
cst)) ∨ (¬yˆ ∧ (y¯⇔ x¯))))
• x, y and z are non-Boolean.
φ(y := x default cst) = yˆ⇔ (xˆ ∨ yˆ)
φ(y := cst default x) = yˆ⇔ (xˆ ∨ yˆ)
5.4.3 Boolean Sampling
• x and y are Boolean.
φ(y := x when true) = (yˆ⇔ (xˆ ∧ yˆ)) ∧ (yˆ⇒ (y¯⇔ x¯))
φ(y := x when false) = yˆ⇔ false
φ(y := cst when b) = (yˆ⇔ (bˆ ∧ b¯)) ∧ (yˆ⇒ (y¯⇔ cst))
• x and y are non-Boolean.
φ(y := x when true) = yˆ⇔ (xˆ ∧ yˆ)
φ(y := x when false) = yˆ⇔ false
φ(y := cst when b) = yˆ⇔ (bˆ ∧ b¯)
Consider a process P and its sub-process P1 such that a
signal named x is local variable of both P and P1. When
compiling this program, the compiler rename variable x in
the sub-process P1. Our validator requires that the mapping
of the original name and the new name for every variable
such as x. Based on this mapping, for every variable x and
its new name x_i, the following conjunct is added to the
clock model:
• (xˆ⇔ x̂_i) ∧ (x¯⇔ x_i) if x is Boolean.
• (xˆ⇔ x̂_i) ∧ (x¯ = x_i) if x is non-Boolean.
5.5 Detected Bugs
So far out validator has revealed 2 previously-unknown bugs
in the compilation of the Signal compiler, one of them is re-
lated to the multiple constraints of clock. Another is a syntax
error of generated C code from a Signal program in which a
constant signal is presented.
The first problem was introduced when multiple con-
straints condition a clock such as the following segment of
Signal program and its clock calculation parts in transformed
programs.
/ / P . SIG
| x ^= when ( y <= 9)
| x ^= when ( y >= 1)
/ / P_BASIC_TRA . SIG
. . .
| CLK_x := when ( y <= 9)
| CLK := when ( y >= 1)
| CLK_x ^= CLK
| CLK ^= XZX_24
. . .
/ / P_BOOL_TRA. SIG
. . .
| when Tick ^= C_z ^= C_CLK
| when C_z ^= x ^= z
| C_z := y <= 9
| C_CLK := y >= 1
. . .
In the transformed counterpart P_BASIC_TRA, the intro-
duction of signal XZX_24 and the synchronization between
CLK and XZX_24 cause the incorrect specification of clocks
(e.g. in the source program P and P_BOOL_TRA, signal x is
present, but in program P_BASIC_TRA, it might be absent
when XZX_24 is absent). This bug be caught by our validator
when it found that Φ(P_BOOL_TRA) @clk Φ(P_BASIC_TRA).
In addition, signal XZX_24 is introduced without declaration
that makes a syntax error in P_BASIC_TRA.
The second problem was present in the Signal program in
which a merge operator with a constant signal is used such
as y := 1 default x. The clock calculation is correct
based on the validator result when it check the clock refine-
ments between the input and transformed counterparts. How-
ever, it seems that the code generation phase of the compiler
deals wrongly with the clock context of a constant signal by
introducing a syntax error in the generated C code. The bug
and its fix are given by:
/ / Version wi th bug
i f (C_y )
{
y = 1 ; e lse y = x ;
w_ClockError_y ( y ) ;
}
/ / Version w i thou t bug
i f (C_y )
{
i f (C_y ) y = 1; e lse y = x ;
w_ClockError_y ( y ) ;
}
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6 Conclusions and Related Work
The notion of translation validation was introduced in [33,34]
by A. Pnueli et al. to verify the code generator of Signal. In
that work, the authors define a language of symbolic models
to represent both the source and target programs, called Syn-
chronous Transition Systems (STS). A STS is a set of logic
formulas which describe the functional and temporal con-
straints of the whole program and its generated C code. Then
they use BDD [35] representations to implement the sym-
bolic STS models, and their proof method uses a SAT-solver
to reason on the signal constraints. The drawback of this ap-
proach is that it does not capture explicitly the clock semantic
and data dependences and in some cases, the compiler elimi-
nates the use of a local register variable in the generated code
and then, the mapping cannot be established. Additionally,
for a large program, the formula is very large, including nu-
merical expressions that make some inefficiency. Moreover,
the whole calculation of a synchronous program or the gener-
ated code is considered as one atomic transition in STS, thus
it does not capture the scheduling semantics, data dependen-
cies of the programs and does not explicitly prove the preser-
vation of abstract clocks and data dependences. Another re-
lated work is the static analysis of Signal programs for effi-
cient code generation [19]. In a similar way, they formalize
the abstract clocks and clock relations as first-order logic for-
mulas with the help of interval abstraction technique. Then,
to make the generated code more efficient by detecting and
removing the dead-code segments (e.g., segment of code for
the signals whose clocks are always empty). The approach is
that they determine the existence of empty clocks, mutual ex-
clusion of two or more clocks, or clock inclusion by reason-
ing on the formal model using a SMT-solver. There have been
some other works which adopt the translation validation ap-
proach in verification of transformations, and optimizations.
In [12,28], the programs before and after the transformations
and optimizations of C compiler are represented in a com-
mon intermediate form, then the preservation of semantics is
checked by using symbolic execution and the proof assistant
Coq [13]. With the same purpose, in the work of [30], the
source programs and its transformed counterpart are encoded
with Polynomial Dynamical Systems. By using the simula-
tion in model checking techniques to prove the preservation
of clock semantic, this approach suffers from the increasing
of the state-space when it deals with large programs. On the
contrary, in our present work, the clock constraints are de-
scribed as a logic formula over Boolean variables. With an
efficient SMT-solver in processing these formulas, our ap-
proach can deal with large programs that make the state-space
explosion problem in model checking techniques.
The present paper provides a proof of preservations of
clock semantic and the dependence between signals during
the transformations of the Signal compiler. We have pre-
sented a technique based on SMT-solving to check the ex-
istence of these preservations. The desired behavior of a
given source program and its transformed counterpart are rep-
resented as clock models and SDGs. Refinement relations
between clock models and synchronous data-flow graphs are
used to express the preservations, which are checked by using
a SMT-solver.
We have implemented and integrated our translation val-
idation process within the Polychrony toolset by using the
Yices solver to prove the correctness of the full compilation
phases of the compiler. As future work, first, we would like
to extend our work to the final phase of the Signal compiler,
the code generation. That means the data dependence be-
tween variables in the sequential generated code C will be
represented as a SDG, then the rest of the verification process
is the same as the present work. Second, we would like to
use the proof of abstract clock semantic preservation in this
work to verify the equivalence between data-flows and the
corresponding variables from the program and its generated
code. The verification of equivalence will be done by using a
normalizing value-graph [39] which contains only the com-
putations of data-flows and there is no timing information.
We therefore evaluate this graph more efficiently.
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